5.3 Synplify的VHDL输入设计